# G ++-wall-March = pentium4-mmmx ft. cpp-o ft-lpthread
An error occurred while compiling on a 64-bit machine:
Error: CPU you selected does not support x86-64 Instruction Set
The CPU you selected does not support the x86-64 instruction
x86 nearly 5,000 instructions, to date the most complex instruction set. This is not a study of CISC RISC, nor does it take into account process changes, mainly the recent generation of IA architectures to improve performance at the same frequency.x86 instruction Set NASM d
Currently, many open-source C/C ++ Based on the x86 processor environment, and the assembler included in the objective-C/C ++ compiler uses the att format. Att assembly differs from other processors (such as arm and Blackfin) in x86 instruction sets. It is significantly different from Intel's custom Assembly format. The GCC assembler supports intel syntax. You ca
Ebp
Stack data pointer
Segment Register and its description:
cs
code snippet
ds
data segment
ss
stack segment
es
additional segment pointer
fs
additional segment pointer
Gs
Additional segment pointers
The processor flag determines whether each operation implemented by the processor is successful. Linux Platform
"Copyright Notice: respect for the original, reproduced please retain the source: blog.csdn.net/shallnet, the article only for learning Exchange, do not use for commercial purposes"loops are also a way to change the order in which instructions are executed, repeating the execution until the condition is met. We can use conditional jump directives to create loops, but in fact there is a simpler series of loop instructions in assembly language. The loop instru
recognized in the industry, you do not have to read the whole book thoroughly understand to contact reverse, crack and so on. My suggestion is "selective learning": need to compile programming development friends, naturally according to the book arranged in the order of the directory sequence of learning, but do not too much (a book is enough!) The rest depends on www.baidu.com. The goal is to software debugging, decryption, malicious code Analysis of Friends, recommended only to see "the first
The arm instruction set provides two instructions to directly control the status register (psr,program State Register). The Mrs Instruction is used to transmit the value of the CPSR or SPSR to a register; In contrast, the MSR transmits the contents of a register to CPSR or SPSR. These two instructions are combined to read/write to CPSR and SPSR.Cpsr_c represents
SSE instruction set
The SSE (streaming SIMD extensions, single-instruction multi-data stream extension) Instruction Set was first launched by intel in the Pentium III processor. In fact, before piII was officially launched, Intel once published the so-called kni (Katmai new
Thumb Instruction Set
The thumb command can be seen as a subset of arm commands in the form of compression. It is proposed for the code density [1] and has a 16-bit code density. Thumb is not a complete architecture and cannot expect the processing program to execute only thumb instructions rather than arm instruction sets. Therefore, the thumb command only need
Some manuals are listed in http://blog.csdn.net/gengshenghong/article/details/7008682, where the Intel intrinsic Guide can query all intrinsic functions, Corresponding assembly instructions and how to use, etc., so, the next is not all analysis, the following only part of the analysis, so as to understand how to use these advanced instruction set in C + + code basic methods, as for more instructions to use,
All intrinsic functions, corresponding Assembly commands, and how to use these functions can be queried in the intrinsic guide. Therefore, we will not analyze them all in the following sections, to learn how to use these advanced instruction sets in C/C ++ code, the query manual is easy to understand as to how to use more commands.
Note: The commands used below may only involve SSE instruction sets, rather
converting data into the MMX registers.
SSE3 instruction Set
A new 13 new instructions have been added to the SSE2,SSE3, which have previously been collectively referred to as PNI (Prescott new instructions). 13 instructions, one for video decoding, two for thread synchronization, and the remainder for complex mathematical operations, floating-point to integer conversions, and SIMD floating-point operati
program execution. There are two more familiar instruction sets: I386|x86_64 is the instruction set for Mac processors, and i386 is for Intel's Universal microprocessor 32 architecture. The x86_64 is a 64-bit processor for the x86 architecture. So when using the iOS emulator you will encounter the I386|x86_64,ios emul
Http://blog.sina.com.cn/s/blog_5c91824f0102vdkj.htmlThe ARM processor, known for its low power consumption and small size, is based on arm for almost all handset processors, and is widely used in embedded systems, and its performance is also excellent in the same power consumption products.Armv6, ARMv7, armv7s, arm64 are all arm processor instruction sets, all instruction sets are in principle backwards com
program is not so high.It is important to note that the iOS emulator does not run the arm instruction set and compiles the x86 instruction set, so only the arm instruction set of the d
(Via Ya Xiang Xiao Zhu)The ARM processor, known for its low power consumption and small size, is based on arm for almost all handset processors, and is widely used in embedded systems, and its performance is also excellent in the same power consumption products.Armv6, ARMv7, armv7s, arm64 are all arm processor instruction sets, all instruction sets are in principle backwards compatible, such as Iphone4s's C
important concepts1, ARMARM processor, characterized by small size, low power consumption, low cost, high performance, so almost all mobile phone processors are based on arm, embedded systems in a wide range of applications.2. ARM processor Instruction SetArmv6|armv7|armv7s|arm64 are all ARM processor instruction sets, which are backwards compatible, such as ARMV7 inst
0. ARM Registers
R13:sp
R14:LR 1. Jump Instructions
Jump instruction is used to implement the program flow jump, in the ARM program there are two ways to achieve the program flow jump:1) Use specialized jump commands.2) write the jump address value directly to the program counter PC.
By writing the jump address value to the program counter PC, you can achieve any jump in the 4GB address space, and use it together before jumping
MOV lr,pc
such as inst
The content source of this page is from Internet, which doesn't represent Alibaba Cloud's opinion;
products and services mentioned on that page don't have any relationship with Alibaba Cloud. If the
content of the page makes you feel confusing, please write us an email, we will handle the problem
within 5 days after receiving your email.
If you find any instances of plagiarism from the community, please send an email to:
info-contact@alibabacloud.com
and provide relevant evidence. A staff member will contact you within 5 working days.